[1]
Avali Ghosh, Sisir Kumar Das, and Annapurna Das, “Interference Effects of Via Interconnect in Three Layer Printed Circuit Board”, ACES Journal, vol. 33, no. 09, pp. 1040–1047, Jul. 2021.