[1]
Avali Ghosh, Sisir Kumar Das, and Annapurna Das, “Modeling of Via Interconnect through Pad in Printed Circuit Board”, ACES Journal, vol. 34, no. 05, pp. 771–776, May 2019.