Accelerated Extraction of Parasitic Capacitance in Metal Interconnects using Floating Random Walk Method
DOI:
https://doi.org/10.13052/2024.ACES.J.391105Keywords:
Capacitance extraction, electromagnetic analysis, floating random walk, interconnectsAbstract
This paper presents a novel and efficient approach for the rapid extraction of parasitic capacitance in metal interconnects of large-scale integrated circuit (IC) layouts. By conducting detailed electromagnetic field simulations, we propose a streamlined method that significantly reduces both computational complexity and runtime, making the extraction process more efficient. At the heart of this approach is the use of the floating random walk (FRW) algorithm, which precisely estimates both self-capacitance and mutual capacitance of conductors. A distinguishing feature of this method is the incorporation of error thresholds, which provide a dynamic mechanism to adjust the trade-off between extraction speed and accuracy. This flexibility allows the method to adapt to varying layout complexities while maintaining a high level of precision. Experimental results reveal that, compared to traditional electromagnetic simulation tools such as ANSYS Maxwell, the proposed method achieves up to 120 times faster capacitance extraction, with accuracy deviations containedwithin 20%.
Downloads
References
S. Patidar and R. M. Bodade, “Evaluation trends and development in integrated circuit parasitic extraction,” in 2024 IEEE International Students’ Conference on Electrical, Electronics and Computer Science (SCEECS), Bhopal, India, pp. 1-7, 2024.
D. Yang, W. Yu, Y. Guo, and W. Liang, “CNN-cap: Effective convolutional neural network based capacitance models for full-chip parasitic extraction,” in 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), Munich, Germany, pp. 1-9, 2021.
H. Q. Jin, Y. M. Wu, W. J. Wang, and H. J. Zhou, “Study on extraction of capacitance parameters of three dimensional interconnect structures based on finite element method,” in 2021 International Applied Computational Electromagnetics Society (ACES-China) Symposium, Chengdu, China, pp. 1-2, 2021.
W. Yu and Z. Wang, “Organizing and storing of discretized BEM equations in 3D multi-dielectric parasitic capacitance extraction,” in ASICON 2001. 2001 4th International Conference on ASIC Proceedings, Shanghai, China, pp. 677-680, 2001.
R. Ohnishi, D. Wu, T. Yamaguchi, and S. Ohnuki, “Numerical accuracy of finite-difference methods,” in 2018 International Symposium on Antennas and Propagation (ISAP), Busan, Korea, pp. 1-2, 2018.
H. M. Yao, Y. W. Qin, and L. J. Jiang, “Machine learning based MoM (ML-MoM) for parasitic capacitance extractions,” in 2016 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS), Honolulu, HI, pp. 171-173, 2016.
W. Yu, H. Zhuang, C. Zhang, G. Hu, and Z. Liu, “RWCap: A floating random walk solver for 3-d capacitance extraction of very-large-scale integration interconnects,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 3, pp. 353-366, Mar. 2013.
W. Yu, K. Zhai, H. Zhuang, and J. Chen, “Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors,” Simul. Model. Pract. Theory, vol. 34, pp. 20-36, May 2013.
C. Zhang and W. Yu, “Efficient space management techniques for large-scale interconnect capacitance extraction with floating random walks,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 10, pp. 1633-1637, Oct. 2013.
C. Zhang and W. Yu, “Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm,” in Proc. 19th Asia South Pac. Des. Autom. Conf. (ASP-DAC), pp. 756-761, 2014.
C. Zhang, W. Yu, Q. Wang, and Y. Shi, “Fast random walk based capacitance extraction for the 3-D IC structures with cylindrical inter-tier-vias,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 34, no. 12, pp. 1977-1990, Dec. 2015.
W. Yu, Z. Xu, B. Li, and C. Zhuo, “Floating random walk-based capacitance simulation considering general floating metals,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 37, no. 8, pp. 1711-1715, Aug. 2018.
Z. Xu, C. Zhang, and W. Yu, “Floating random walk-based capacitance extraction for general non-Manhattan conductor structures,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 36, no. 1, pp. 120-133, Jan. 2017.
M. Visvardis, S. Stefanou, and E. Lourandakis, “Method of extracting capacitances of arbitrarily oriented 3D interconnects,” U.S. Patent 10,013,522, 3 July 2018.
M. Visvardis, P. Liaskovitis, and E. Efstathiou, “Deep-learning-driven random walk method for capacitance extraction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 8, pp. 2643-2656, Aug.2023.
M. S. Abouelyazid, S. Hammouda, and Y. Ismail, “Accuracy-based hybrid parasitic capacitance extraction using rule-based, neural-networks, and field-solver methods,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 12, pp. 5681-5694, Dec. 2022.
W. Yu, M. Song, and M. Yang, “Advancements and challenges on parasitic extraction for advanced process technologies,” in 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan, pp. 841-846, 2021.
