Modeling of Via Interconnect through Pad in Printed Circuit Board

Authors

  • Avali Ghosh Guru Nanak Institute of Technology JIS Group, 157/F, Nilgunj Road, Sodepur, Kolkata-700114, India
  • Sisir Kumar Das Guru Nanak Institute of Technology JIS Group, 157/F, Nilgunj Road, Sodepur, Kolkata-700114, India
  • Annapurna Das Guru Nanak Institute of Technology JIS Group, 157/F, Nilgunj Road, Sodepur, Kolkata-700114, India

Keywords:

Microstrip, PCB, reflection coefficient, via, via-pad

Abstract

In this paper the methods of finding inductance L of a cylindrical via and capacitance C due to via pad in printed circuit board (PCB) are described. Initially a thin cylindrical via of diameter d without pad is connected between a 50 ohm copper trace on the top of a dielectric substrate and a ground plane at the bottom. The line is terminated with matched load. The geometrical structure is simulated using Ansoft HFSS software tools to find the input reflection coefficient S11. The value of inductance of the via is determined in terms of S11 using transmission line formulation. The theoretical and experimental results for L as a function of d, h, and d/h are compared with those obtained from empirical formulae developed by the other authors. The results are found in good agreement. Secondly a square via pad is added in the trace in absence of via. The equivalent capacitance C of the pad is calculated in the same way from S11 as it is done for L. Finally, the PCB model is configured with a cylindrical via connected between the pad in the trace and the ground plane. The complex load impedance values are obtained from the electrical equivalent circuit of the L-C combination. This impedance is also determined from the S11 parameter using HFSS.

Downloads

Download data is not yet available.

References

W. Hoefer and A. Chattopadhyay, “Evaluation of equivalent circuit parameters of microstrip discontinuities through perturbation of a resonant ring,” IEEE Trans. MTT., vol. MTT-23, no. 12, pp 1067-1071, Dec. 1975.

I. Savidis and E. G. Friedman, “Closed-form expressions of 3-D via esistance, inductance, and capacitance,” IEEE Transactions on Electron Devices, vol. 56, no. 9, Sep. 2009.

S. Wu and J. Fan, “Investigation of crosstalk among vias,” IEEE International Symposium on Electromagnetic Compatibility, 2009.

I. Ndip, F. Ohnimus, K. Lobbicke, C. Tschoban, M. Bierwirth, and S. Guttowski, “Equivalent circuit modeling of signal vias considering their return current paths,” 2010 Asia Pacific International Symposium on Electromagnetic Compatibility, Beijing, China, Apr. 12-16, 2010.

I. Ndip, F. Ohnimus, S. Guttowski, and H. Reichl, “Modeling and analysis of return-current paths for microstrip-to-microstrip via transitions,” IEEE Electronic System-Integration Technology Conference (ESTC 2008), London, UK, Sep. 1-4, 2008.

Y. Zhang and J. Fan, “Recent development of via models: Hybrid circuit and field analysis,” IEEE Electr. Design Adv. Package. Syst. Symp., Dec 2010.

G. Hernandez-Sosa and A. Sanchez, “Analytical calculation of the equivalent inductance for signal vias in parallel planes with arbitrary P/G via distribution,” 8th International Caribbean Conference on Devices, Circuts and Systems (ICCDCS), 2012.

A. Isidoro-Munoz, R. Torres-Torres, M. A. Tlaxcalteco-Matus, and G. Hernandez-Sosa, “Scalable models to represent the via-pad capacitance and via-traces inductance in multilayer PCB high speed interconnects,” International Conference on Devices, Circuits and Systems (ICCDCS), 2017.

A. Ghosh, S. K. Das, and A. Das, “Analysis of radiation coupling from via in multilayer printed circuit board traces,” 14th International Conference on Electromagnetic Interference & Compatibility (INCEMIC 2016), Bengaluru, India, Dec. 8-9, 2016.

A. Ghosh, S. K. Das, and A. Das, “Analysis of crosstalk in high frequency printed circuit boards in presence of via,” International Conference on Electromagnetics in Advanced Applications IEEE-APS Topical Conference on Antennas and Propagation in Wireless Communications 2017, Verona, Italy, Sep. 11-15, 2017.

E. O. Hammerstad, “Equations for microstrip circuit design,” 5th European Microwave Conference, 268, 1975.

Ansoft High Frequency Structure Simulation (HFSS), ver. 10, Ansoft Corporation, Pittsburgh, PA, 2005.

Downloads

Published

2019-05-01

How to Cite

[1]
Avali Ghosh, Sisir Kumar Das, and Annapurna Das, “Modeling of Via Interconnect through Pad in Printed Circuit Board”, ACES Journal, vol. 34, no. 05, pp. 771–776, May 2019.

Issue

Section

Articles