Lossless Compression Algorithm and Architecture for Reduced Memory Bandwidth Requirement with Improved Prediction Based on the Multiple DPCM Golomb-Rice Algorithm
Keywords:Lossless Image Compression, Hardware Architecture, Memory Bandwidth Reduction
In a computing environment, higher resolutions generally require more memory bandwidth, which inevitably leads to the consumption more power. This may become critical for the overall performance of mobile devices and graphic processor units with increased amounts of memory access and memory bandwidth. This paper proposes a lossless compression algorithm with a multiple differential pulse-code modulation variable sign code Golomb-Rice to reduce the memory bandwidth requirement. The efficiency of the proposed multiple differential pulse-code modulation is enhanced by selecting the optimal differential pulse code modulation mode. The experimental results show compression ratio of 1.99 for high-efficiency video coding image sequences and that the proposed lossless compression hardware can reduce the bus bandwidth requirement.
D. Burger, J. R. Goodman, A. Kagi, ‘Limited bandwidth to affect processor design’, IEEE Micro, vol. 17, no. 6, pp. 55–62, Nov. 1997.
H. David, E. Gorbatov, U. R. Hanebutte, R. Khanna, C. Le, ‘RAPL: memory power estimation and capping’, In 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 189–194, Aug. 2010.
ARM Mali GPU OpenGL ES Application Optimization Guide, Available on. https://developer.arm.com/docs/dui0555/b/optimization-checklist/the-checklist/reduce-memory-bandwidth-usage
H.-S. Kim, J.-H. Lee, H.-J. Kim, S.-H. Kang, W.-C. Park, ‘A Lossless Color Image Compression Architecture Using a Parallel Golomb-Rice Hardware Codec’, IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no. 11, pp. 1581–1587, Nov. 2011.
J. Lee, J. Yun, J. Lee, I. Hwang, D. Hong, Y. Kim, C. G. Kim, W.-C. Park, ‘An Effective Algorithm and Architecture for the High-Throughput Lossless Compression of High-Resolution Images’, IEEE Access, Vol. 7, Issue 1, pp. 138803–138815. Sep 2019.
L. Guo, D. Zhou, S. Goto, ‘A new reference frame recompression algorithm and its VLSI architecture for UHD TV video codec’, IEEE Transactions on Multimedia, vol. 16, pp. 2323–2332, Dec. 2014.
A. D. Mitra, P. K. Srimani, ‘Differential pulse-code modulation’, Int. J. Electron., vol. 46, pp. 633–637, Jun. 1972.
S. Morein, ‘ATI radeon hyperz technology’, In Proceedings of the Graphics Hardware, 2000.
D. Silveira, G. Povala, L. Amaral, B. Zatt, L. Agostini, M. Proto, ‘Efficient reference frame compression scheme for video coding system: algorithm and VLSI design’, Journal of Real-Time Image Processing 16, pp. 391–411, 2019.
Yu-Hsuan Lee, Tzu-Chieh Chen, Hsuan-Chi Liang, Jian-Xiang Liao, ‘Algorithm and Architecture Design of FAST-C Image Corner Detection Engine’, Very Large Scale Integration (VLSI) System IEEE Transaction on, vol. 29, no. 4, pp. 788–799, 2021.
Sungchul Yoon, Sungho Jun, Yongkwon Cho, Kilwhan Lee, Hyukjae Jang, Tae Hee Han, ‘Optimized Lossless Embedded Compression for Mobile Multimedia Applications’, Electronics, vol. 9, p. 868, 2020.
Yu-Hsuan Lee, Cheng-Hung Kuei, Yue-Zhan Kao, Shih-Song Fan Jiang, ‘Algorithm and VLSI Architecture Designs of A Lossless Embedded Compression Encoder for HD Video Coding Systems’, Journal of Circuits, Systems and Computers, 2020.