Lossless Compression Algorithm and Architecture for Reduced Memory Bandwidth Requirement with Improved Prediction Based on the Multiple DPCM Golomb-Rice Algorithm

Authors

  • Imjae Hwang Sejong University, Seoul, Korea
  • Juwon Yun Sejong University, Seoul, Korea
  • Woonam Chung Sejong University, Seoul, Korea
  • Jaeshin Lee Sejong University, Seoul, Korea
  • Cheong-Ghil Kim Namseoul University, Cheonan, South Korea
  • Youngsik Kim Korea Polytechnic University, Gyeonggi Province, South Korea
  • Woo-Chan Park Sejong University, Seoul, Korea https://orcid.org/0000-0002-9249-2887

DOI:

https://doi.org/10.13052/jwe1540-9589.2065

Keywords:

Lossless Image Compression, Hardware Architecture, Memory Bandwidth Reduction

Abstract

In a computing environment, higher resolutions generally require more memory bandwidth, which inevitably leads to the consumption more power. This may become critical for the overall performance of mobile devices and graphic processor units with increased amounts of memory access and memory bandwidth. This paper proposes a lossless compression algorithm with a multiple differential pulse-code modulation variable sign code Golomb-Rice to reduce the memory bandwidth requirement. The efficiency of the proposed multiple differential pulse-code modulation is enhanced by selecting the optimal differential pulse code modulation mode. The experimental results show compression ratio of 1.99 for high-efficiency video coding image sequences and that the proposed lossless compression hardware can reduce the bus bandwidth requirement.

Downloads

Download data is not yet available.

Author Biographies

Imjae Hwang, Sejong University, Seoul, Korea

Imjae Hwang received the B.S. and Ph.D. degree in Internet engineering from Sejong University, Seoul, Korea in 2012. He is currently doctoral student in Computer engineering, Sejong University, Seoul, Korea. His current research interests include 3-D rendering processor, high performance computing, real-time ray tracing and lossless compression.

Juwon Yun, Sejong University, Seoul, Korea

Juwon Yun was born in South Korea, in 1986. He received the B.S. degree from the Department of Game and Multimedia Engineering, Korea Polytechnic University, Siheung, South Korea, in 2013, and the M.S. and Ph.D. degrees in computer engineering from Sejong University, Seoul, South Korea, in 2020. His current research interests include sound tracing, game engine, mobile GPU, and computer graphics.

Woonam Chung, Sejong University, Seoul, Korea

Woonam Chung is Senior Engineer, Sejong University. He received his BS, MS and PhD in Computer Science from Yonsei University, Korea. His current research interests include, Global illumination, real-time ray tracing GPUs, 3D graphics algorithms and applications.

Jaeshin Lee, Sejong University, Seoul, Korea

Jaeshin Lee received the B.S. degree in electronic engineering from Kyunghee University, Yongin, Korea, in 1997 and the ph.D in computer engineering from Sejong University, Seoul, Korea in 2017. She joined Samsung Electronics Co., Ltd in 1997 and worked as a principal engineer for 6 years until 2020. Her current research interests include image compression algorithm and parallel processing architecture, hardware IP and SOC Architecture targeting power reduction, performance enhancement, and area reduction.

Cheong-Ghil Kim, Namseoul University, Cheonan, South Korea

Cheong-Ghil Kim received the B.S. in Computer Science from University of Redlands, CA, U.S.A. in 1987. He received the M.S. and Ph.D. degree in Computer Science from Yonsei University, Korea, in 2003 and 2006, respectively. Currently, he is a professor at the Department of Computer Science, Namseoul University, Korea. His research areas include Multimedia Embedded Systems, Mobile AR, and 3D Contents. He is a member of IEEE.

Youngsik Kim, Korea Polytechnic University, Gyeonggi Province, South Korea

Youngsik Kim received the B.S., M.S., and Ph.D. degree in Dept. Computer Science from the Yonsei University, Korea, in 1993, 1995, and 1999 respectively. He had worked for System LSI, Samsung Electronics Co. Ltd from Aug. 1999 to Feb. 2005 as a senior engineer. Since March 2005 he has been working for Dept. of Game & Multimedia Engineering in Korea Polytechnic University. His research interests are in 3D Graphics and Multimedia Architectures, Game Programming, and SOC designs.

Woo-Chan Park, Sejong University, Seoul, Korea

Woo-Chan Park received the B.S., M.S., and Ph.D. degrees in Computer science from Yonsei University, Seoul, Korea, in 1993, 1995, and 2000, respectively. From 2001 to 2003, he was a Research Professor with Yonsei University. He is currently a Professor of Computer engineering, Sejong University, Seoul. His current research interests include ray tracing processor architecture, 3-D rendering processor architecture, real-time rendering, advanced computer architecture, computer arithmetic, lossless image compression hardware, and application-specific integrated circuit design.

References

D. Burger, J. R. Goodman, A. Kagi, ‘Limited bandwidth to affect processor design’, IEEE Micro, vol. 17, no. 6, pp. 55–62, Nov. 1997.

H. David, E. Gorbatov, U. R. Hanebutte, R. Khanna, C. Le, ‘RAPL: memory power estimation and capping’, In 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 189–194, Aug. 2010.

ARM Mali GPU OpenGL ES Application Optimization Guide, Available on. https://developer.arm.com/docs/dui0555/b/optimization-checklist/the-checklist/reduce-memory-bandwidth-usage

H.-S. Kim, J.-H. Lee, H.-J. Kim, S.-H. Kang, W.-C. Park, ‘A Lossless Color Image Compression Architecture Using a Parallel Golomb-Rice Hardware Codec’, IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no. 11, pp. 1581–1587, Nov. 2011.

J. Lee, J. Yun, J. Lee, I. Hwang, D. Hong, Y. Kim, C. G. Kim, W.-C. Park, ‘An Effective Algorithm and Architecture for the High-Throughput Lossless Compression of High-Resolution Images’, IEEE Access, Vol. 7, Issue 1, pp. 138803–138815. Sep 2019.

L. Guo, D. Zhou, S. Goto, ‘A new reference frame recompression algorithm and its VLSI architecture for UHD TV video codec’, IEEE Transactions on Multimedia, vol. 16, pp. 2323–2332, Dec. 2014.

A. D. Mitra, P. K. Srimani, ‘Differential pulse-code modulation’, Int. J. Electron., vol. 46, pp. 633–637, Jun. 1972.

S. Morein, ‘ATI radeon hyperz technology’, In Proceedings of the Graphics Hardware, 2000.

D. Silveira, G. Povala, L. Amaral, B. Zatt, L. Agostini, M. Proto, ‘Efficient reference frame compression scheme for video coding system: algorithm and VLSI design’, Journal of Real-Time Image Processing 16, pp. 391–411, 2019.

Yu-Hsuan Lee, Tzu-Chieh Chen, Hsuan-Chi Liang, Jian-Xiang Liao, ‘Algorithm and Architecture Design of FAST-C Image Corner Detection Engine’, Very Large Scale Integration (VLSI) System IEEE Transaction on, vol. 29, no. 4, pp. 788–799, 2021.

Sungchul Yoon, Sungho Jun, Yongkwon Cho, Kilwhan Lee, Hyukjae Jang, Tae Hee Han, ‘Optimized Lossless Embedded Compression for Mobile Multimedia Applications’, Electronics, vol. 9, p. 868, 2020.

Yu-Hsuan Lee, Cheng-Hung Kuei, Yue-Zhan Kao, Shih-Song Fan Jiang, ‘Algorithm and VLSI Architecture Designs of A Lossless Embedded Compression Encoder for HD Video Coding Systems’, Journal of Circuits, Systems and Computers, 2020.

Downloads

Published

2021-10-13

Issue

Section

Communication, Multimedia and Learning Technology through Future Web Engineering