Hardware Random Number Generator Using FPGA

Authors

  • D. Indhumathi Devi TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India
  • S. Chithra TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India
  • M. Sethumadhavan TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India

DOI:

https://doi.org/10.13052/2245-1439.841

Keywords:

Ring oscillator, Linear Hybrid Cellular Automata, Field Programmable Gate Array, Diehard Test

Abstract

Random numbers are employed in wide range of cryptographic applications. Output of an asynchronous sampling of ring oscillators can be used as the source of randomness and Linear Hybrid CellularAutomata is used to improve the quality of random data. FPGA is an ideal platform for the implementation of random number generator for cryptographic applications. The circuit described in this paper has been implemented on a highly efficient FPGA board which generated a 32-bit random number at a frequency of 125 MHz. The generated sequence of random numbers were subjected to Diehard test and NIST test for testing randomness and found to pass these tests. These tests are a battery of statistical tests for measuring the quality of a random number generator.

 

Downloads

Download data is not yet available.

Author Biographies

D. Indhumathi Devi, TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India

D. Indhumathi Devi received M.Tech. (Cyber Security) from Amrita Vishwa Vidyapeetham, Coimbatore currently working as a Junior Research Fellow at Amrita Vishwa Vidyapeetham. Her areas of interest are Cryptography and Cyber Forensics.

S. Chithra, TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India

S. Chithra received M.Tech. in Cyber Security from Amrita Vishwa Vidyapeetham, Coimbatore and currently working as Information security Analyst at Paladion Networks Pvt Ltd. Her areas of interests include information security, cryptography and Endpoint security.

M. Sethumadhavan, TIFAC-CORE in Cyber Security, Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India

M. Sethumadhavan received his PhD (Number Theory) from Calicut Regional Engineering College. Currently, he is working as a Professor in the Centre for Cyber Security, Amrita Vishwa Vidyapeetham, Coimbatore. His current research interests include: Cryptography and Boolean functions.

References

Saichand, V., Arumugam, S. and Mohankumar, N., 2008, November.

FPGA realization of activation function for artificial neural networks.

In Intelligent Systems Design and Applications, 2008. ISDA’08. Eighth

International Conference on (Vol. 3, pp. 159–164). IEEE.

Baetoniu, C., High speed true random number generators in xilinx fpgas.

Online]. Dosegljivo:http://forums.xilinx.com/xlnx/attachments/xlnx/ED

K/27322/1/HighSpeedTrueRandomNumberGenerators inXilinxFPGAs.

pdf. [Dostopano 12. 8. 2016].

Johnson, A. P., Chakraborty, R. S. and Mukhopadyay, D., 2017. An

Improved DCM- Based Tunable True Random Number Generator for

Xilinx FPGA. IEEE Transactions on Circuits and Systems II: Express

Briefs, 64(4), pp. 452–456.

Mandal, M. K. and Sarkar, B. C., 2010. Ring oscillators: Characteristics

and applications. Vancouver.

Hajimiri,A., Limotyrakis, S. and Lee,T. H., 1999. Jitter and phase noise in

ring oscillators. IEEE Journal of Solid-state circuits, 34(6), pp. 790–804.

Shanmuga Sundaram, P., 2010. Development of a FPGA-based True

Random Number Generator for Space Applications.

Zhang, S., Byrne, R., Muzio, J. C. and Miller, D. M., 1995. Quantitative

analysis for linear hybrid cellular automata and LFSR as built-in selftest

generators for sequential faults. Journal of Electronic Testing, 7(3),

pp. 209–221.

Stipevi, M. and Ko, K., 2014. True random number generators. In Open

Problems in Mathematics and Computational Science (pp. 275–315).

Springer International Publishing.

Toza, S. and Matuszewski, 2014, September. A true random number

generator using ring oscillators and SHA-256 as post-processing. In

Signals and Electronic Systems (ICSES), 2014 International Conference

on (pp. 1–4). IEEE.

Schellekens, D., Preneel, B. and Verbauwhede, I., 2006, August. FPGA

vendor agnostic true random number generator. In Field Programmable

Logic and Applications, 2006. FPL’06. International Conference on

(pp. 1–6). IEEE.

Brown, Robert G., Dirk Eddelbuettel and David Bauer. “dieharder: A

Random Number Test Suite, 2007.” URLhttp://www. phy.duke.edu/rgb/

General/dieharder.php. C program archive dieharder, version 2.3.

Downloads

Published

2018-02-07

How to Cite

1.
Devi DI, Chithra S, Sethumadhavan M. Hardware Random Number Generator Using FPGA. JCSANDM [Internet]. 2018 Feb. 7 [cited 2024 Nov. 25];8(4):409-18. Available from: https://journals.riverpublishers.com/index.php/JCSANDM/article/view/5359

Issue

Section

Articles

Most read articles by the same author(s)