Implementation of Low Power Generic 2D FIR Filter Bank Architecture Using Memory-based Multipliers
DOI:
https://doi.org/10.13052/jmm1550-4646.1836Keywords:
Low power VLSI design, Block processing, parallel processing, symmetry filter, 2D FIR, and memory-based multiplierAbstract
In this paper, a generic filter bank architecture for 2D FIR filter is proposed using block processing, symmetry in the filter coefficients, and memory-based multipliers. The different symmetry filters are considered as sub-filters of the filter bank to decrease the number of multipliers and the desired filter can be selected using control logic to reduce the power consumption. The block processing is incorporated to increase the throughput of the filter. Due to this block processing, memory sharing and memory reuse are achieved to optimize the architecture in terms of area, memory, and power. In each filter, the conventional multipliers are replaced with Distribute Arithmetic (DA) based memory multipliers to decrease the delay, power, and area of each sub-filter. The proposed design is coded by Verilog HDL and synthesized using Cadence Genus tools in 45 nm technology. The physical design is carried out using Cadence Innovus tools. The proposed design results are compared with state-of-the-art works.
Downloads
References
Sid-Ahmed, M. A. Image Processing: Theory, Algorithms and Architectures (McGraw-Hill, New York, 1995).
Barbu, T. (2010). Gabor filter-based face recognition technique. Proc. Rmanian Acad. Ser. A 11(3), 277–283.
Mohanty, Basant K., et al. (2013). Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters. IEEE Transactions on Circuits and Systems I: Regular Papers 61.1, 120–133.
Odugu, V. K., Narasimhulu, C. V. and Prasad, K. S. (2019). Implementation of low power and memory-efficient 2D FIR filter architecture. International Journal of Recent Technology and Engineering, 8(1), 927–935.
Vinitha, C. S. and Sharma, R. K. (Mar 2019). New approach to low-area, low-latency memory-based systolic architecture for FIR filters. Journal of Information and Optimization Sciences, 40(2), 247–262.
Van, L. D., Khoo, I. H., Chen, P. Y. and Reddy, H. H. C. (2019). Symmetry incorporated cost-effective architectures for two-dimensional digital filters. IEEE Circuits and Systems Magazine, 19(1), 33–54.
Chen, P. Y., Van, L. D., Khoo, I. H., Reddy, H. C. and Lin, C. T. (2010). Power-efficient and cost-effective 2-D symmetry filter architectures. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(1), 112–125.
Kumar, P., Shrivastava, P. C., Tiwari, M. and Mishra, G. R. (2019). High-throughput, area-efficient architecture of 2-D block FIR filter using distributed arithmetic algorithm. Circuits, Systems, and Signal Processing, 38(3), 1099–1113.
Kumar, P., Shrivastava, P. C., Tiwari, M. and Dhawan, A. (2018). ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic. Circuits, Systems, and Signal Processing, 37(7), 2934–2957.
Odugu, Venkata Krishna, C. Venkata Narasimhulu and K. Satya Prasad. (2020). Design and implementation of low complexity circularly symmetric 2D FIR filter architectures. Multidimensional Systems and Signal Processing, 1–26.
Naga Jyothi, Grande and Sriadibhatla SriDevi. (2017). Distributed arithmetic architectures for fir filters-a comparative review. 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET). IEEE.
NagaJyothi, G. and Sridevi, S. (2019). High speed and low area decision feedback equalizer with novel memoryless distributed arithmetic filter. Multimedia Tools and Applications, 78(23), 32679–32693.
Park, S. P. Meher, (2014). Efficient FPGA and ASIC realization of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Express Briefs, 61(7), 511–515.
Mohanty, B. K., Meher, P. K., Singhal, S. K. and Swamy, M. N. S. (2016). A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic. Integration, 54, 37–46.
Meher, P. K. (2009, Dec). New look-up-table optimizations for memory-based multiplication. In Proceedings of the 2009 12th International Symposium on Integrated Circuits (pp. 663–666). IEEE.
Meher, Pramod Kumar. (2010). New approach to look-up-table design and memory-based realization of FIR digital filter. IEEE Transactions on Circuits and Systems I: Regular Papers, 57.3, 592–603.
Vinitha, C. S. and Sharma, R. K. (Dec 2019). An efficient LUT design on FPGA for memory-based multiplication. Iranian Journal of Electrical and Electronic Engineering, 15(4), 462–476.
D. F. Chiper, M. N. S. Swamy, M. O. Ahmad and T. Stouraitis. (2005) Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST, IEEE Trans. Circuits Syst. I, Reg. Papers, 52(6), 1125–1137.
Sharma, D., Johnson, J. and Sharma, A. (2019). Memory-based FIR digital filter using modified OMS-LUT design. In Applications of Computing, Automation and Wireless Systems in Electrical Engineering (pp. 1007–1017). Springer, Singapore.
Odugu, V. K., Venkata Narasimhulu, C. and Satya Prasad, K. (2021). An efficient VLSI architecture of 2-D finite impulse response filter using enhanced approximate compressor circuits. Int. J. Circ. Theor. Appl., 1–16. doi:10.1002/cta.3114.
Matei, R. (2018). Analytical design methods for directional Gaussian 2D FIR filters. Multidimensional Systems and Signal Processing, 29(1), 185–211.
Alawad, M. and Lin, M. (2017). Memory-Efficient Probabilistic 2-D Finite Impulse Response (FIR) Filter. IEEE Transactions on Multi-Scale Computing Systems, 4(1), 69–82.
